Status: Planned

Synthesis & Static Timing

Logic synthesis to gates, SDC constraints, Liberty models and static timing analysis.

Synthesize RTL to a gate netlist, constrain with SDC, read Liberty timing models and close timing with parasitic-aware static timing analysis.

Trials open per family as releases pass their validation gates.