Status: Planned

Digital Design & Verification

RTL entry, compiled simulation, waveform debug and lint for SystemVerilog, Verilog and VHDL.

Fast compiled simulation with waveform debugging, lint, clock and reset checks and formal assists, with standard formats in and out.

Trials open per family as releases pass their validation gates.