Status: In development

Chip Architecture

SoC, CPU and GPU architecture exploration: blocks, interconnect and performance, power and area estimation.

Model blocks and IP, wire NoC and memory hierarchies, run transaction-level simulation and explore performance, power and area trade-offs before RTL exists. Reports export in open formats for review.

Trials open per family as releases pass their validation gates.