Status: Planned

Physical Design & Verification

Floorplan, placement, clock tree, routing, extraction, DRC and LVS over GDSII, OASIS, LEF and DEF.

Floorplanning, placement, clock-tree synthesis and routing with extraction, DRC and LVS in a fast layout viewer and editor.

Trials open per family as releases pass their validation gates.